- PII
- S0544126925030069-1
- DOI
- 10.31857/S0544126925030069
- Publication type
- Article
- Status
- Published
- Authors
- Volume/ Edition
- Volume 54 / Issue number 3
- Pages
- 241-250
- Abstract
- The results of a study of the temperature characteristics of a simple current mirror on high-voltage SOI nLDMOS transistors with a large drift area with topological norms of 0.5 microns in an extended range of external temperatures are discussed. The characteristics of a simple current mirror at temperatures of −60, 25, 125 °C have been experimentally studied. A mathematical model of a high-voltage nLDMOS transistor with a large DRIFT region has been developed for static operation in the field of high drain voltages and a wide range of ambient temperatures. Based on the results of experimental and numerical studies, a temperature range has been established in which the transfer characteristic of the current mirror retains linearity. It is 300 °C from −110 to 190 °C in the control voltage range from 25 to 55 V. In the same temperature range, the transmission coefficient (specularity) depends linearly on the input current level. Based on the data obtained, the conditions for determining the SOA of a simple current mirror on SOI LDMOS transistors are formulated.
- Keywords
- технология "кремний на изоляторе" мощный LDMOS токовое зеркало температурная зависимость тестирование моделирование
- Date of publication
- 16.09.2025
- Year of publication
- 2025
- Number of purchasers
- 0
- Views
- 21
References
- 1. Razavi B. Design of Analog CMOS Integrated Circuits. McGraw-Hill International Edition, 2001.
- 2. Gray P.R., Hurst P.J., Lewis S.H., Meyer R.G. Analysis and Design of Analog Integrated Circuits. J. Wiley & Sons, 4th edition, 2001.
- 3. Pozar D.M. Microwave Engineering, 3rd ed. New York: Wiley, 2005.
- 4. Gregorian R. Introduction to CMOS Op-Amps and Comparators. J. Wiley & Sons, 1999.
- 5. Lan M.F., Tammineedi A., Geiger R. Current mirror layout strategies for enhancing matching performance // Analog Integrated Circuits and Signal Processing. 2001. V. 28. P. 9–26.
- 6. Bushnell M.L., Agrawal V.D. Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits. Springer, 2000.
- 7. Souliotis G., Haritantis I. Current-mode filters based on current mirror arrays // Int. J. Circuit Theory Appl. 2008. V. 36. P. 173–183.
- 8. Tehranipoor M.M., Guin U., Forte D. Counterfeit Integrated Circuits: Detection and Avoidance. Springer, 2015.
- 9. Senani R., Bhaskar D., Singh A.K., Singh V.K. Current Feedback Operational Amplifiers and Their Applications. New York, NY, USA: Springer, 2013.
- 10. Theeuwen S.J.C.H., Qureshi J.H. LDMOS Technology for RF Power Amplifiers // IEEE Trans. on Microwave Theory and Techniques (special issue on Power Amplifiers) // 2012. V. 60. Issue 6. Part 2. P. 1755–1763.
- 11. International Technology Roadmap for Semiconductors (ITRS) Interconnect, 2020 Edition. [Online] Available: https://irds.ieee.org/editions/2020 (data access 22.06.2024)
- 12. Румянцев С.В., Новоселов А.С., Масальский Н.В. Исследование эффекта самонагревания в высоковольтных КНИ транзисторах с большой областью дрейфа. Микроэлектроника. 2022. T. 51. № 5. C. 377–385.
- 13. Aggarwal B., Gupta M., Gupta A.K. A comparative study of various current mirror configurations: Topologies and characteristics // Microelectron. J. 2016. V. 53. P. 134–155.
- 14. Guin U., Forte D., Tehranipoor M. Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling // IEEE Trans Very Large Scale Integr (VLSI) Syst. 2016. V. 24. P. 1233–1246.
- 15. Baker R.J. CMOS: circuit design, layout, and simulation. IEEE Press Series on Microelectronic Systems, 2010.
- 16. Nanoelectronics: Devices, Circuits and Systems. Editor by Brajesh Kumar Kaushik. Elsevier, 2018.
- 17. Mukherjee C., Ardouin B., Dupuy J-Y., Nodjiadjim V., Riet M., Zimmer T. Reliability-Aware Circuit Design Methodology for Beyond‑5g Communication Systems // IEEE Trans. Dev. Mat. Reliab.2017. V. 17. No. 3. P. 490–506.
- 18. Jindal C., Pandey R. A high output resistance, wide bandwidth, and low input resistance current mirror using flipped voltage follower cell // Int. J. Circuit Theory Appl. 2021. V. 49. P. 3286–3301.
- 19. Aggarwal B. Novel current mirrors based on folded flipped voltage follower configuration // Wirel. Pers. Commun. 2022. V. 123. P. 645–653.
- 20. Huang J., Wang C., Zhou T., Lu W., Zhao Y., Liu Y., Li Y. A shifting current mirror driver circuit for electrical impedance tomography applications // IEEE Trans. Circuits Syst. II Express Briefs. 2023. V. 70. P. 3832–3836.
- 21. Kumngern M., Khateb F., Kulej T. A Novel Multiple-Input Single-Output Current-Mode Shadow Filter and Shadow Oscillator Using Current-Controlled Current Conveyors // Circuits Syst. Signal Process. 2024. V. 43. P. 5438–5462.
- 22. de Jong M.J., Salm C., Schmitz J. Effect of Ambient on the Recovery of Hot-Carrier Degraded Devices // In Proceedings of the 2020 IEEE International Reliability Physics Symposium (IRPS), Dallas, TX, USA, 28 April‑30 May 2020, P. 1–6.
- 23. Новоселов А.С., Масальский Н.В. Влияние деградации горячих носителей на характеристики высоковольтного КНИ транзистора с большой областью дрейфа // Микроэлектроника. 2023. T. 52. № 5. C. 423–430.
- 24. Новоселов А.С., Гусев М.Р., Масальский Н.В. Температурные зависимости напряжения пробоя высоковольтного КНИ LDMOS транзистора // Микроэлектроника. 2024. T. 53. № 5. C. 456–463.
- 25. Fayyaz A., Castellazzi A. High temperature pulsed-gate robustness testing of SiC power MOSFETs // Microelectronics Reliability. 2015. V. 55, Issues 9–10. P. 1724–1728.
- 26. Shrivastava A., Pandey R., Jindal C. Low-voltage flipped voltage follower cell based current mirrors for high frequency applications // Wirel. Pers. Commun. 2020. V. 111. P. 143–161.
